美国专利US20010008299A1 Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on silicon carbide subst

专利PDF首页>>美国专利

专利附录

专利说明

权利要求

类似技术

同族专利

引用文献

法律状态

优先权

专利摘要:
An underlying gallium nitride layer on a silicon carbide substrate is masked with a mask that includes an array of openings therein, and the underlying gallium nitride layer is etched through the array of openings to define posts in the underlying gallium nitride layer and trenches therebetween. The posts each include a sidewall and a top having the mask thereon. The sidewalls of the posts are laterally grown into the trenches to thereby form a gallium nitride semiconductor layer. During this lateral growth, the mask prevents nucleation and vertical growth from the tops of the posts. Accordingly, growth proceeds laterally into the trenches, suspended from the sidewalls of the posts. The sidewalls of the posts may be laterally grown into the trenches until the laterally grown sidewalls coalesce in the trenches to thereby form a gallium nitride semiconductor layer. The lateral growth from the sidewalls of the posts may be continued so that the gallium nitride layer grows vertically through the openings in the mask and laterally overgrows onto the mask on the tops of the posts, to thereby form a gallium nitride semiconductor layer. The lateral overgrowth can be continued until the grown sidewalls coalesce on the mask to thereby form a continuous gallium nitride semiconductor layer. Microelectronic devices may be formed in the continuous gallium nitride semiconductor layer.
公开号:US20010008299A1
申请号:US09/780,072
申请日:2001-02-09
公开日:2001-07-19
发明作者:Kevin Linthicum；Thomas Gehrke；Darren Thomson；Eric Carlson；Pradeep Rajagopal；Robert Davis
申请人:Linthicum Kevin J.；Thomas Gehrke；Thomson Darren B.；Carlson Eric P.；Pradeep Rajagopal；Davis Robert F.；
IPC主号:C30B25-02

专利说明:
[0002] This invention relates to microelectronic devices and fabrication methods, and more particularly to gallium nitride semiconductor devices and fabrication methods therefor. [0002] BACKGROUND OF THE INVENTION
[0003] Gallium nitride is being widely investigated for microelectronic devices including but not limited to transistors, field emitters and optoelectronic devices. It will be understood that, as used herein, gallium nitride also includes alloys of gallium nitride such as aluminum gallium nitride, indium gallium nitride and aluminum indium gallium nitride. [0003]
[0004] A major problem in fabricating gallium nitride-based microelectronic devices is the fabrication of gallium nitride semiconductor layers having low defect densities. It is known that one contributor to defect density is the substrate on which the gallium nitride layer is grown. Accordingly, although gallium nitride layers have been grown on sapphire substrates, it is known to reduce defect density by growing gallium nitride layers on aluminum nitride buffer layers which are themselves formed on silicon carbide substrates. Notwithstanding these advances, continued reduction in defect density is desirable. [0004]
[0005] It is also known to fabricate gallium nitride structures through openings in a mask. For example, in fabricating field emitter arrays, it is known to selectively grow gallium nitride on stripe or circular patterned substrates. See, for example, the publications by Nam et al. entitled “[0005] Selective Growth of GaN and Al _0.2 Ga _0.8 N on GaN/AlN/N6H-SiC(0001) Multilayer Substrates Via Organometallic Vapor Phase Epitaxy”, Proceedings of the Materials Research Society, December 1996, and “Growth of GaN and Al _0.2 Ga _0.8 N on Patterened Substrates via Organometallic Vapor Phase Epitaxy”, Japanese Journal of Applied Physics., Vol. 36, Part 2, No. 5A, May 1997, pp. L532-L535. As disclosed in these publications, undesired ridge growth or lateral overgrowth may occur under certain conditions. SUMMARY OF THE INVENTION
[0006] It is therefore an object of the present invention to provide improved methods of fabricating gallium nitride semiconductor layers, and improved gallium nitride layers so fabricated. [0006]
[0007] It is another object of the invention to provide methods of fabricating gallium nitride semiconductor layers that can have low defect densities, and gallium nitride semiconductor layers so fabricated. [0007]
[0008] These and other objects are provided, according to the present invention, by masking an underlying gallium nitride layer on a silicon carbide substrate with a mask that includes an array of openings therein and etching the underlying gallium nitride layer through the array of openings to define a plurality of posts in the underlying gallium nitride layer and a plurality of trenches therebetween. The posts each include a sidewall and a top having the mask thereon. The sidewalls of the posts are laterally grown into the trenches to thereby form a gallium nitride semiconductor layer. During this lateral growth, the mask prevents nucleation and vertical growth from the tops of the posts. Accordingly, growth proceeds laterally into the trenches, suspended from the sidewalls of the posts. This form of growth is referred to herein as pendeoepitaxy from the Latin “to hang” or “to be suspended”. Microelectronic devices may be formed in the gallium nitride semiconductor layer. [0008]
[0009] According to another aspect of the invention, the sidewalls of the posts are laterally grown into the trenches until the laterally grown sidewalls coalesce in the trenches to thereby form a gallium nitride semiconductor layer. The lateral growth from the sidewalls of the posts may be continued so that the gallium nitride layer grows vertically through the openings in the mask and laterally overgrows onto the mask on the tops of the posts, to thereby form a gallium nitride semiconductor layer. The lateral overgrowth can be continued until the grown sidewalls coalesce on the mask to thereby form a continuous gallium nitride semiconductor layer. Microelectronic devices may be formed in the continuous gallium nitride semiconductor layer. [0009]
[0010] It has been found, according to the present invention, that dislocation defects do not significantly propagate laterally from the sidewalls of the posts, so that the laterally grown sidewalls of the posts are relatively defect-free. Moreover, during growth, it has been found that significant vertical growth on the top of the posts is prevented by the mask so that relatively defect-free lateral growth occurs from the sidewalls onto the mask. Significant nucleation on the top of the posts also preferably is prevented. The overgrown gallium nitride semiconductor layer is therefore relatively defect-free. [0010]
[0011] Accordingly, the mask functions as a capping layer on the posts that forces the selective homoepitaxial growth of gallium nitride to occur only on the sidewalls. Defects associated with heteroepitaxial growth of the gallium nitride seed layer are pinned under the mask. By using a combination of growth from sidewalls and lateral overgrowth, a complete coalesced layer of relatively defect-free gallium nitride may be fabricated over the entire surface of a wafer in one regrowth step. [0011]
[0012] The pendeoepitaxial gallium nitride semiconductor layer may be laterally grown using metalorganic vapor phase epitaxy (MOVPE). For example, the lateral gallium nitride layer may be laterally grown using triethylgallium (TEG) and ammonia (NH[0012] ₃) precursors at about 1000°-1100° C. and about 45 Torr. Preferably, TEG at about 13-39 μmol/min and NH₃at about 1500 sccm are used in combination with about 3000 sccm H₂diluent. Most preferably, TEG at about 26 μmol/min, NH₃at about 1500 sccm and H₂at about 3000 sccm at a temperature of about 1100° C. and about 45 Torr are used. The underlying gallium nitride layer preferably is formed on a substrate such as 6H-SiC(0001), which itself includes a buffer layer such as aluminum nitride thereon. Other buffer layers such as gallium nitride may be used. Multiple substrate layers and buffer layers also may be used.
[0013] The underlying gallium nitride layer including the sidewall may be formed by forming trenches in the underlying gallium nitride layer, such that the trenches define the sidewalls. Alternatively, the sidewalls may be formed by forming masked posts on the underlying gallium nitride layer, the masked posts including the sidewalls and defining the trenches. A series of alternating trenches and masked posts is preferably formed to form a plurality of sidewalls. The posts are formed such that the top surface and not the sidewalls are masked. As described above, trenches and/or posts may be formed by masking and selective etching. Alternatively, selective epitaxial growth, combinations of etching and growth, or other techniques may be used. The mask may be formed on the post tops after formation of the posts. The trenches may extend into the buffer layer and/or into the substrate so that the trench floors are in the buffer layer and preferably are in the silicon carbide substrate. [0013]
[0014] The sidewalls of the posts in the underlying gallium nitride layer are laterally grown into the trenches, to thereby form a lateral gallium nitride layer of lower defect density than that of the underlying gallium nitride layer. Some vertical growth may also occur in the trenches, although vertical growth from the post tops is reduced and preferably suppressed by the mask thereon. The laterally grown gallium nitride layer is vertically grown through the openings in the mask while propagating the lower defect density. As the height of the vertical growth extends through the openings in the mask, lateral growth over the mask occurs while propagating the lower defect density to thereby form an overgrown lateral gallium nitride layer on the mask. [0014]
[0015] Gallium nitride semiconductor structures according to the invention comprise a silicon carbide substrate and a plurality of gallium nitride posts on the silicon carbide substrate. The posts each include a sidewall and a top and define a plurality of trenches therebetween. A capping layer is provided on the tops of the posts. A lateral gallium nitride layer extends laterally from the sidewalls of the posts into the trenches. The lateral gallium nitride layer may also be referred to as a pendeoepitaxial gallium nitride layer. The lateral gallium nitride layer may be a continuous lateral gallium nitride layer that extends between adjacent sidewalls across the trenches therebetween. [0015]
[0016] The lateral gallium nitride layer may also extend vertically through the array of openings. An overgrown lateral gallium nitride layer may also be provided that extends laterally onto the capping layer. The overgrown lateral gallium nitride layer may be a continuous overgrown lateral gallium nitride layer that extends between the adjacent sidewalls across the capping layer therebetween. [0016]
[0017] A plurality of microelectronic devices may be provided in the lateral gallium nitride layer and/or in the overgrown lateral gallium nitride layer. A buffer layer may be included between the silicon carbide substrate and the plurality of posts. The trenches may extend into the silicon carbide substrate, into the buffer layer or through the buffer layer and into the silicon carbide substrate. The gallium nitride posts may be of a defect density, and the lateral gallium nitride layer and the overgrown lateral gallium nitride layer are of lower defect density than the defect density. Accordingly, low defect density gallium nitride semiconductor layers may be produced, to thereby allow the production of high performance microelectronic devices. [0017] BRIEF DESCRIPTION OF THE DRAWINGS
[0018] FIGS. [0018] 1-6 are cross-sectional views of gallium nitride semiconductor structures during intermediate fabrication steps according to the present invention.
[0019] FIGS. 7 and 8 are cross-sectional views of other embodiments of gallium nitride semiconductor structures according to the present invention. [0019] DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
[0020] The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being “on” or “onto” another element, it can be directly on the other element or intervening elements may also be present. Moreover, each embodiment described and illustrated herein includes its complementary conductivity type embodiment as well. [0020]
[0021] Referring now to FIGS. [0021] 1-6, methods of fabricating gallium nitride semiconductor structures according to the present invention will now be described. As shown in FIG. 1, an underlying gallium nitride layer 104 is grown on a substrate 102. The substrate 102 may include a 6H-SiC(0001) substrate 102 a and an aluminum nitride or other buffer layer 102 b. The crystallographic designation conventions used herein are well known to those having skill in the art, and need not be described further. The underlying gallium nitride layer 104 may be between 0.5 and 2.0 μm thick, and may be grown at 1000° C. on a high temperature (1100° C.) aluminum nitride buffer layer 102 b that was deposited on the 6H-SiC substrate 102 a in a cold wall vertical and inductively heated metalorganic vapor phase epitaxy system using triethylgallium at 26 μmol/min, ammonia at 1500 sccm and 3000 sccm hydrogen diluent. Additional details of this growth technique may be found in a publication by T. W. Weeks et al. entitled “GaN Thin Films Deposited Via Organometallic Vapor Phase Epitaxy on (6H)-SiC(0001) Using High-Temperature Monocrystalline AlN Buffer Layers”, Applied Physics Letters, Vol. 67, No. 3, Jul. 17, 1995, pp. 401-403, the disclosure of which is hereby incorporated herein by reference. Other silicon carbide substrates, with or without buffer layers, may be used.
[0022] Continuing with the description of FIG. 1, a mask such as a silicon nitride (SiN) mask [0022] 109 is included on the underlying gallium nitride layer 104. The mask 109 may have a thickness of about 1000Å and may be formed on the underlying gallium nitride layer 104 using low pressure chemical vapor deposition (CVD) at 410° C. The mask 109 is patterned to provide an array of openings therein, using conventional photolithography techniques.
[0023] As shown in FIG. 1, the underlying gallium nitride layer is etched through the array of openings to define a plurality of posts [0023] 106 in the underlying gallium nitride layer 104 and a plurality of trenches 107 therebetween. The posts each include a sidewall 105 and a top having the mask 109 thereon. It will also be understood that although the posts 106 and trenches 107 are preferably formed by masking and etching as described above, the posts may also be formed by selectively growing the posts from an underlying gallium nitride layer and then forming a capping layer on the tops of the posts. Combinations of selective growth and selective etching may also be used.
[0024] Still referring to FIG. 1, the underlying gallium nitride layer [0024] 104 includes a plurality of sidewalls 105 therein. It will be understood by those having skill in the art that the sidewalls 105 may be thought of as being defined by the plurality of spaced apart posts 106, that also may be referred to as “mesas”, “pedestals” or “columns”. The sidewalls 105 may also be thought of as being defined by the plurality of trenches 107, also referred to as “wells”, in the underlying gallium nitride layer 104. The sidewalls 105 may also be thought of as being defined by a series of alternating trenches 107 and posts 106. As described above, the posts 106 and the trenches 107 that define the sidewalls 105 may be fabricated by selective etching and/or selective epitaxial growth and/or other conventional techniques. Moreover, it will also be understood that the sidewalls need not be orthogonal to the substrate 102, but rather may be oblique thereto.
[0025] It will also be understood that although the sidewalls [0025] 105 are shown in cross-section in FIG. 1, the posts 106 and trenches 107 may define elongated regions that are straight, V-shaped or have other shapes. As shown in FIG. 1, the trenches 107 may extend into the buffer layer 102 b and into the substrate 102 a, so that subsequent gallium nitride growth occurs preferentially on the sidewalls 105 rather than on the trench floors. In other embodiments, the trenches may not extend into the substrate 102 a, and also may not extend into the buffer layer 102 b, depending, for example, on the trench geometry and the lateral versus vertical growth rates of the gallium nitride.
[0026] Referring now to FIG. 2, the sidewalls [0026] 105 of the underlying gallium nitride layer 104 are laterally grown to form a lateral gallium nitride layer 108 a in the trenches 107. Lateral growth of gallium nitride may be obtained at 1000°-1100° C. and 45 Torr. The precursors TEG at 13-39 μmol/min and NH₃at 1500 sccm may be used in combination with a 3000 sccm H₂diluent. If gallium nitride alloys are formed, additional conventional precursors of aluminum or indium, for example, may also be used. As used herein, the term “lateral” means a direction that is parallel to the faces of the substrate 102. It will also be understood that some vertical growth of the lateral gallium nitride 108 a may also take place during the lateral growth from the sidewalls 105. As used herein, the term “vertical” denotes a directional parallel to the sidewalls 105. However, it will be understood that growth and/or nucleation on the top of the posts 106 is reduced and is preferably eliminated by the mask 109.
[0027] Referring now to FIG. 3, continued growth of the lateral gallium nitride layer [0027] 108 a causes vertical growth of the lateral gallium nitride layer 108 a through the array of openings. Conditions for vertical growth may be maintained as was described in connection with FIG. 2. As also shown in FIG. 3, continued vertical growth into trenches 107 may take place at the bottom of the trenches.
[0028] Referring now to FIG. 4, continued growth of the lateral gallium nitride layer [0028] 108 a causes lateral overgrowth onto the mask 109, to form an overgrown lateral gallium nitride layer 108 b. Growth conditions for overgrowth may be maintained as was described in connection with FIG. 2.
[0029] Referring now to FIG. 5, growth is allowed to continue until the lateral growth fronts coalesce in the trenches [0029] 107 at the interfaces 108 c, to form a continuous lateral gallium nitride semiconductor layer 108 a in the trenches.
[0030] Still referring to FIG. 5, growth is also allowed to continue until the lateral overgrowth fronts coalesce over the mask [0030] 109 at the interfaces 108 d, to form a continuous overgrown lateral gallium nitride semiconductor layer 108 b. The total growth time may be approximately 60 minutes. A single continuous growth step may be used. As shown in FIG. 6, microelectronic devices 110 may then be formed in the lateral gallium nitride semiconductor layer 108 a. Microelectronic devices also may be formed in the overgrown lateral gallium nitride layer 108 b.
[0031] Accordingly, in FIG. 6, gallium nitride semiconductor structures [0031] 100 according to the present invention are illustrated. The gallium nitride structures 100 include the substrate 102. The substrate preferably includes the 6H-SiC(0001) substrate 102 a and the aluminum nitride buffer layer 102 b on the silicon carbide substrate 102 a. The aluminum nitride buffer layer 102 b may be 0.1 μm thick.
[0032] The fabrication of the substrate [0032] 102 is well known to those having skill in the art and need not be described further. Fabrication of silicon carbide substrates are described, for example, in U.S. Pat. Nos. 4,865,685 to Palmour; Re 34,861 to Davis et al.; 4,912,064 to Kong et al. and 4,946,547 to Palmour et al., the disclosures of which are hereby incorporated herein by reference.
[0033] The underlying gallium nitride layer [0033] 104 is also included on the buffer layer 102 b opposite the substrate 102 a. The underlying gallium nitride layer 104 may be between about 0.5 and 2.0 μm thick, and may be formed using metalorganic vapor phase epitaxy (MOVPE). The underlying gallium nitride layer generally has an undesired relatively high defect density. For example, dislocation densities of between about 10⁸and 10¹⁰cm⁻²may be present in the underlying gallium nitride layer. These high defect densities may result from mismatches in lattice parameters between the buffer layer 102 b and the underlying gallium nitride layer 104, and/or other causes. These high defect densities may impact the performance of microelectronic devices formed in the underlying gallium nitride layer 104.
[0034] Still continuing with the description of FIG. 6, the underlying gallium nitride layer [0034] 104 includes the plurality of sidewalls 105 that may be defined by the plurality of posts 106 and/or the plurality of trenches 107. As was described above, the sidewalls may be oblique and of various elongated shapes. Also as was described above, the gallium nitride posts 106 are capped with a capping layer such as a mask 109, preferably comprising silicon nitride.
[0035] Continuing with the description of FIG. 6, the lateral gallium nitride layer [0035] 108 a extends laterally and vertically from the plurality of sidewalls 105 of the underlying gallium nitride layer 104. The overgrown lateral gallium nitride 108 b extends from the lateral gallium nitride layer 108 a. The lateral gallium nitride layer 108 a and the overgrown lateral gallium nitride layer 108 b may be formed using metalorganic vapor phase epitaxy at about 1000°-1100° C. and about 45 Torr. Precursors of triethygallium (TEG) at about 13-39 μmol/min and ammonia (NH₃) at about 1500 sccm may be used in combination with an about 3000 sccm H₂diluent, to form the lateral gallium nitride layer 108 a and the overgrown lateral gallium nitride layer 108 b.
[0036] As shown in FIG. 6, the lateral gallium nitride layer [0036] 108 a coalesces at the interfaces 108 c to form a continuous lateral gallium nitride semiconductor layer 108 a in the trenches. It has been found that the dislocation densities in the underlying gallium nitride layer 104 generally do not propagate laterally from the sidewalls 105 with the same density as vertically from the underlying gallium nitride layer 104. Thus, the lateral gallium nitride layer 108 a can have a relatively low dislocation defect density, for example less than about 10⁴cm⁻². From a practical standpoint, this may be regarded as defect-free. Accordingly, the lateral gallium nitride layer 108 a may form device quality gallium nitride semiconductor material. Thus, as shown in FIG. 6, microelectronic devices 110 may be formed in the lateral gallium nitride semiconductor layer 108 a.
[0037] Still referring to FIG. 6, the overgrown lateral gallium nitride layer [0037] 108 b coalesces at the interfaces 108 d to form a continuous overgrown lateral gallium nitride semiconductor layer 108 b over the masks. It has been found that the dislocation densities in the underlying gallium nitride layer 104 and of the lateral gallium nitride layer 108 a generally do not propagate laterally with the same density as vertically from the underlying gallium nitride layer 104 and the lateral gallium nitride layer 108 a. Thus, the overgrown lateral gallium nitride layer 108 b also can have a relatively low defect density, for example less than about 10⁴cm⁻². Accordingly, the overgrown lateral gallium nitride layer 108 b may also form device quality gallium nitride semiconductor material. Thus, as shown in FIG. 6, microelectronic devices 110 may also be formed in the overgrown lateral gallium nitride semiconductor layer 108 b.
[0038] Referring now to FIGS. 7 and 8, other embodiments of gallium nitride semiconductor structures and fabrication methods according to the present invention will now be described. Gallium nitride structures are fabricated as was already described in connection with FIGS. [0038] 1-6 using different spacings or dimensions for the posts and trenches. In FIG. 7, a small post-width/trench-width ratio is used to produce discrete gallium nitride structures. In FIG. 8, a large post-width/trench-width ratio is used, to produce other discrete gallium nitride structures.
[0039] Referring now to FIG. 7, using a small post-width/trench-width ratio, gallium nitride semiconductor structures of FIG. 7 are fabricated as was already described in connection with FIGS. [0039] 1-4. Still referring to FIG. 7, growth is allowed to continue until the overgrown lateral fronts coalesce over the mask 109 at the interfaces 108 d, to form a continuous overgrown lateral gallium nitride semiconductor layer over the mask 109. The total growth time may be approximately 60 minutes. As shown in FIG. 7, microelectronic devices 110 may be formed in the overgrown lateral gallium nitride layer 108 b.
[0040] Referring now to FIG. 8, using a large post-width I trench-width ratio, gallium nitride semiconductor structures of FIG. 8 are fabricated as was already described in connection with FIGS. [0040] 1-4. Still referring to FIG. 8, growth is allowed to continue until the overgrown lateral fronts coalesce in the trenches 107 at the interfaces 108 c, to form a continuous gallium nitride semiconductor layer 108 a in the trenches 107. The total growth time may be approximately 60 minutes. As shown in FIG. 8, microelectronic devices 110 may be formed in the pendeoepitaxial gallium nitride layer 108 a.
[0041] Additional discussion of methods and structures of the present invention will now be provided. The trenches [0041] 107 and are preferably rectangular trenches that preferably extend along the <11{overscore (2)}0> and/or <1{overscore (1)}00> directions on the underlying gallium nitride layer 104. Truncated triangular stripes having (1101) slant facets and a narrow (0001) top facet may be obtained for trenches along the <11{overscore (2)}0> direction. Rectangular stripes having a (0001) top facet, (11{overscore (2)}0) vertical side faces and (1{overscore (1)}01) slant facets may be grown along the <1{overscore (1)}00> direction. For growth times up to 3 minutes, similar morphologies may be obtained regardless of orientation. The stripes develop into different shapes if the growth is continued.
[0042] The amount of lateral growth generally exhibits a strong dependence on trench orientation. The lateral growth rate of the <1{overscore (1)}00> oriented is generally much faster than those along <11{overscore (2)}0>. Accordingly, it is most preferred to orient the trenches so that they extend along the <1{overscore (1)}00> direction of the underlying gallium nitride layer [0042] 104.
[0043] The different morphological development as a function of orientation appears to be related to the stability of the crystallographic planes in the gallium nitride structure. Trenches oriented along <11{overscore (2)}0> may have wide (1{overscore (1)}00) slant facets and either a very narrow or no (0001) top facet depending on the growth conditions. This may be because (1{overscore (1)}01) is the most stable plane in the gallium nitride wurtzite crystal structure, and the growth rate of this plane is lower than that of others. The {1{overscore (1)}01} planes of the <1{overscore (1)}00> oriented trenches may be wavy, which implies the existence of more than one Miller index. It appears that competitive growth of selected {1{overscore (1)}01} planes occurs during the deposition which causes these planes to become unstable and which causes their growth rate to increase relative to that of the (1{overscore (1)}01) of trenches oriented along <11{overscore (2)}0>. [0043]
[0044] The morphologies of the gallium nitride layers selectively grown from trenches oriented along <1{overscore (1)}00> are also generally a strong function of the growth temperatures. Layers grown at 1000° C. may possess a truncated triangular shape. This morphology may gradually change to a rectangular cross-section as the growth temperature is increased. This shape change may occur as a result of the increase in the diffusion coefficient and therefore the flux of the gallium species along the (0001) top plane onto the {1{overscore (1)}01} planes with an increase in growth temperature. This may result in a decrease in the growth rate of the (0001) plane and an increase in that of the {1{overscore ([0044] 1)}01}. This phenomenon has also been observed in the selective growth of gallium arsenate on silicon dioxide. Accordingly, temperatures of 1100° C. appear to be most preferred.
[0045] The morphological development of the gallium nitride regions also appears to depend on the flow rate of the TEG. An increase in the supply of TEG generally increases the growth rate in both the lateral and the vertical directions. However, the lateral/vertical growth rate ratio decrease from about 1.7 at the TEG flow rate of about 13 μmol/min to 0.86 at about 39 μmol/min. This increased influence on growth rate along <0001> relative to that of <11{overscore (2)}0> with TEG flow rate may be related to the type of reactor employed, wherein the reactant gases flow vertically and perpendicular to the substrate. The considerable increase in the concentration of the gallium species on the surface may sufficiently impede their diffusion to the {1{overscore (1)}01} planes such that chemisorption and gallium nitride growth occur more readily on the (0001) plane. [0045]
[0046] Continuous 2 μm thick gallium nitride semiconductor layers may be obtained using 7 μm wide trenches spaced 3 μm apart and oriented along <1{overscore (1)}00>, at about 1100° C. and a TEG flow rate of about 26 μmol/min. Continuous 2 μm thick gallium nitride semiconductor layers may also be obtained using 3 μm wide trenches spaced 2 μm apart and oriented along <1{overscore (1)}00>, also at about 1100° C. and a TEG flow rate of about 26 μmol/min. The continuous gallium nitride semiconductor layers may include subsurface voids that form when two growth fronts coalesce. These voids may occur most often using lateral growth conditions wherein rectangular trenches and/or mask openings having vertical {11{overscore (2)}0}side facets developed. [0046]
[0047] The continuous gallium nitride semiconductor layers may have a microscopically flat and pit-free surface. The surfaces of the laterally grown gallium nitride layers may include a terrace structure having an average step height of 0.32 nm. This terrace structure may be related to the laterally grown gallium nitride, because it is generally not included in much larger area films grown only on aluminum nitride buffer layers. The average RMS roughness values may be similar to the values obtained for the underlying gallium nitride layer [0047] 104.
[0048] Threading dislocations, originating from the interface between the underlying gallium nitride layer [0048] 104 and the buffer layer 102 b, appear to propagate to the top surface of the underlying gallium nitride layer 104. The dislocation density within these regions is approximately 10⁹cm⁻². By contrast, threading dislocations do not appear to readily propagate laterally. Rather, the lateral gallium nitride layer 108 a and the overgrown lateral gallium nitride layer 108 b contain only a few dislocations. In the lateral gallium nitride layer 108 a, the few dislocations may be formed parallel to the (0001) plane via the extension of the vertical threading dislocations after a 90° bend in the regrown region. These dislocations do not appear to propagate to the top surface of the overgrown gallium nitride layer.
[0049] As described, the formation mechanism of the selectively grown gallium nitride layers is lateral epitaxy. The two main stages of this mechanism are lateral (or pendeoepitaxial) growth and lateral overgrowth. During pendeoepitaxial growth, the gallium nitride grows simultaneously both vertically and laterally. The deposited gallium nitride grows selectively on the sidewalls more rapidly than it grows on the mask [0049] 109, apparently due to the much higher sticking coefficient, s, of the gallium atoms on the gallium nitride sidewall surface (s=1) compared to on the mask (s<<1) and substrate (s<1). Ga or N atoms should not readily bond to the mask and substrate surface in numbers and for a time sufficient to cause gallium nitride nuclei to form. They would either evaporate or diffuse along the mask and substrate surface to the ends of the mask or substrate and onto the sidewalls. During lateral overgrowth, the gallium nitride also grows simultaneously both vertically and laterally. Once the pendeoepitaxial growth emerges over the masks, Ga or N atoms should still not readily bond to the mask surface in numbers and for a time sufficient to cause gallium nitride nuclei to form. They would still either evaporate or diffuse along the mask to the ends of the mask and onto the pendeoepitaxial gallium nitride vertical surfaces.
[0050] Surface diffusion of gallium and nitrogen on the gallium nitride may play a role in gallium nitride selective growth. The major source of material appears to be derived from the gas phase. This may be demonstrated by the fact that an increase in the TEG flow rate causes the growth rate of the (0001) top facets to develop faster than the (1{overscore (1)}01) side facets and thus controls the lateral growth. [0050]
[0051] In conclusion, pendeoepitaxial and lateral epitaxial overgrowth may be obtained from sidewalls of an underlying masked gallium nitride layer via MOVPE. The growth may depend strongly on the sidewall orientation, growth temperature and TEG flow rate. Coalescence of pendeoepitaxial grown and lateral overgrown gallium nitride regions to form regions with both extremely low densities of dislocations and smooth and pit-free surfaces may be achieved through 3 μm wide trenches between 2 μm wide posts and extending along the <1{overscore (1)}00> direction, at about 1100° C. and a TEG flow rate of about 26 μmol/min. The pendeoepitaxial and lateral overgrowth of gallium nitride from sidewalls via MOVPE may be used to obtain low defect density regions for microelectronic devices over the entire surface of the thin film. [0051]
[0052] In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims. [0052]

权利要求:
Claims (35)
[1" id="US-20010008299-A1-CLM-00001] 1. A method of fabricating a gallium nitride semiconductor layer comprising the steps of:
masking an underlying gallium nitride layer on a silicon carbide substrate with a mask that includes an array of openings therein;
etching the underlying gallium nitride layer through the array of openings to define a plurality of posts in the underlying gallium nitride layer and a plurality of trenches therebetween, the posts each including a sidewall and a top having the mask thereon; and
laterally growing the sidewalls of the posts into the trenches to thereby form a gallium nitride semiconductor layer.
[2" id="US-20010008299-A1-CLM-00002] 2. A method according to
claim 1 wherein the step of laterally growing comprises the step of laterally growing the sidewalls of the posts into the trenches until the laterally grown sidewalls coalesce in the trenches to thereby form a gallium nitride semiconductor layer.
[3" id="US-20010008299-A1-CLM-00003] 3. A method according to
claim 1 wherein the step of laterally growing comprises the step of laterally overgrowing the laterally grown sidewalls of the posts in the trenches onto the mask on the tops of the posts, to thereby form a gallium nitride semiconductor layer.
[4" id="US-20010008299-A1-CLM-00004] 4. A method according to
claim 3 wherein the step of laterally growing comprises the step of laterally overgrowing the laterally grown sidewalls of the posts in the trenches onto the mask on the tops of the posts until the laterally grown sidewalls coalesce on the mask, to thereby form a gallium nitride semiconductor layer.
[5" id="US-20010008299-A1-CLM-00005] 5. A method according to
claim 1 wherein the laterally growing step is followed by the step of forming microelectronic devices in the gallium nitride semiconductor layer.
[6" id="US-20010008299-A1-CLM-00006] 6. A method according to
claim 1 wherein the laterally growing step comprises the step of laterally growing the sidewalls of the posts into the trenches using metalorganic vapor phase epitaxy.
[7" id="US-20010008299-A1-CLM-00007] 7. A method according to
claim 1 wherein the masking step comprises the step of masking an underlying gallium nitride layer on a buffer layer on a silicon carbide substrate with a mask that includes an array of openings therein.
[8" id="US-20010008299-A1-CLM-00008] 8. A method according to
claim 1 wherein the etching step comprises the step of etching the underlying gallium nitride layer and the silicon carbide substrate through the array of openings to define a plurality of posts in the underlying gallium nitride layer and a plurality of trenches therebetween, the posts each including a sidewall and a top having the mask thereon, the trenches including trench floors in the silicon carbide substrate.
[9" id="US-20010008299-A1-CLM-00009] 9. A method according to
claim 7 wherein the etching step comprises the step of etching the underlying gallium nitride layer, the buffer layer and the silicon carbide substrate through the array of openings to define a plurality of posts in the underlying gallium nitride layer and a plurality of trenches therebetween, the posts each including a sidewall and a top having the mask thereon, the trenches including trench floors in the silicon carbide substrate.
[10" id="US-20010008299-A1-CLM-00010] 10. A method according to
claim 1 wherein the masking step comprises the step of masking the underlying gallium nitride layer on a silicon carbide substrate with a mask that includes an array of stripe openings therein, the stripe openings extending along a <1100> direction of the underlying gallium nitride layer.
[11" id="US-20010008299-A1-CLM-00011] 11. A method according to
claim 1 wherein the underlying gallium nitride layer includes a defect density, and wherein the laterally growing step comprises the step of laterally growing the sidewalls of the posts into the trenches to thereby form a gallium nitride semiconductor layer of lower defect density than the defect density.
[12" id="US-20010008299-A1-CLM-00012] 12. A method according to
claim 1 wherein the masking step is preceded by the step of forming an underlying gallium nitride layer on a silicon carbide substrate.
[13" id="US-20010008299-A1-CLM-00013] 13. A method according to
claim 7 wherein the masking step is preceded by the steps of:
forming a buffer layer on a silicon carbide substrate; and
forming an underlying gallium nitride layer on a buffer layer, opposite the silicon carbide substrate.
[14" id="US-20010008299-A1-CLM-00014] 14. A method of fabricating a gallium nitride semiconductor layer comprising the steps of:
providing a silicon carbide substrate, a gallium nitride layer on the silicon carbide substrate and a capping layer on the gallium nitride layer opposite the silicon carbide substrate, the gallium nitride layer including a plurality of posts and a plurality of trenches therebetween, the trenches defining a plurality of openings in the capping layer;
laterally and vertically growing sidewalls of the posts into the trenches and through the openings in the capping layer to thereby form a lateral gallium nitride layer in the trenches that extends vertically through the openings in the capping layer; and
laterally overgrowing the lateral gallium nitride layer that extends through the openings in the capping layer onto the capping layer to thereby form an overgrown lateral gallium nitride layer.
[15" id="US-20010008299-A1-CLM-00015] 15. A method according to
claim 14 wherein the steps of laterally and vertically growing the sidewalls and laterally overgrowing the lateral gallium nitride layer are performed without vertically growing gallium nitride on the capping layer.
[16" id="US-20010008299-A1-CLM-00016] 16. A method according to
claim 14 wherein the step of laterally overgrowing the lateral gallium nitride layer comprises the step of laterally overgrowing the lateral gallium nitride layer that extends through the openings in the capping layer onto the capping layer until the overgrown lateral gallium nitride layer coalesces on the capping layer to thereby form a continuous overgrown lateral gallium nitride layer.
[17" id="US-20010008299-A1-CLM-00017] 17. A method according to
claim 14 wherein the step of laterally overgrowing the lateral gallium nitride layer is followed by the step of forming microelectronic devices in the overgrown lateral gallium nitride layer.
[18" id="US-20010008299-A1-CLM-00018] 18. A method according to
claim 14 wherein the providing step comprises the steps of:
masking an underlying gallium nitride layer on a silicon carbide substrate with a mask that includes an array of openings therein;
etching the underlying gallium nitride layer through the array of openings to define a plurality of posts in the gallium nitride layer and a plurality of trenches therebetween, the posts each including a sidewall and a top having the mask thereon to provide the capping layer.
[19" id="US-20010008299-A1-CLM-00019] 19. A method according to
claim 18 wherein the masking step comprises the step of masking an underlying gallium nitride layer on a buffer layer on a silicon carbide substrate with a mask that includes an array of openings therein.
[20" id="US-20010008299-A1-CLM-00020] 20. A method according to
claim 18 wherein the etching step comprises the step of etching the underlying gallium nitride layer and the silicon carbide substrate through the array of openings to define a plurality of posts in the underlying gallium nitride layer and a plurality of trenches therebetween, the posts each including a sidewall and a top having the mask thereon, the trenches including trench floors in the silicon carbide substrate.
[21" id="US-20010008299-A1-CLM-00021] 21. A method according to
claim 19 wherein the etching step comprises the step of etching the underlying gallium nitride layer, the buffer layer and the silicon carbide substrate through the array of openings to define a plurality of posts in the underlying gallium nitride layer and a plurality of trenches therebetween, the posts each including a sidewall and a top having the mask thereon, the trenches including trench floors in the silicon carbide substrate.
[22" id="US-20010008299-A1-CLM-00022] 22. A method according to
claim 14 wherein the underlying gallium nitride layer includes a defect density, and wherein the laterally and vertically growing step comprises the step of laterally and vertically growing the sidewalls of the posts into the trenches and through the openings in the capping layer to thereby form a lateral gallium nitride semiconductor layer of lower defect density than the defect density.
[23" id="US-20010008299-A1-CLM-00023] 23. A gallium nitride semiconductor structure, comprising:
a silicon carbide substrate;
a plurality of gallium nitride posts on the silicon carbide substrate, the posts each including a sidewall and a top, and defining a plurality of trenches therebetween;
a capping layer on the tops of the posts; and
a lateral gallium nitride layer that extends laterally from the sidewalls of the posts into the trenches.
[24" id="US-20010008299-A1-CLM-00024] 24. A structure according to
claim 23 wherein the lateral gallium nitride layer is a continuous lateral gallium nitride layer that extends between adjacent sidewalls across the trenches therebetween.
[25" id="US-20010008299-A1-CLM-00025] 25. A structure according to
claim 23 wherein the lateral gallium nitride layer also extends vertically in the trenches, to beyond the capping layer.
[26" id="US-20010008299-A1-CLM-00026] 26. A structure according to
claim 25 further comprising:
an overgrown lateral gallium nitride layer that extends laterally from the lateral gallium nitride layer onto the capping layer.
[27" id="US-20010008299-A1-CLM-00027] 27. A structure according to
claim 26 wherein the overgrown lateral gallium nitride layer is a continuous overgrown lateral gallium nitride layer that extends between adjacent sidewalls across the capping layer therebetween.
[28" id="US-20010008299-A1-CLM-00028] 28. A structure according to
claim 23 further comprising a plurality of microelectronic devices in the lateral gallium nitride layer.
[29" id="US-20010008299-A1-CLM-00029] 29. A structure according to
claim 25 further comprising a plurality of microelectronic devices in the lateral gallium nitride layer that extends vertically in the trenches, beyond the capping layer.
[30" id="US-20010008299-A1-CLM-00030] 30. A structure according to
claim 26 further comprising a plurality of microelectronic devices in the overgrown lateral gallium nitride layer.
[31" id="US-20010008299-A1-CLM-00031] 31. A structure according to
claim 23 further comprising a buffer layer between the silicon carbide substrate and the plurality of posts.
[32" id="US-20010008299-A1-CLM-00032] 32. A structure according to
claim 23 wherein the trenches extend into the silicon carbide substrate.
[33" id="US-20010008299-A1-CLM-00033] 33. A structure according to
claim 31 wherein the trenches extend through the buffer layer and into the silicon carbide substrate.
[34" id="US-20010008299-A1-CLM-00034] 34. A structure according to
claim 23 wherein the posts are of a defect density and wherein the lateral gallium nitride layer is of lower defect density than the defect density.
[35" id="US-20010008299-A1-CLM-00035] 35. A structure according to
claim 26 wherein the posts are of a defect density and wherein the overgrown lateral gallium nitride layer is of lower defect density than the defect density.

类似技术:

公开号 | 公开日 | 专利标题

US6376339B2|2002-04-23|Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on silicon carbide substrates by lateral growth from sidewalls of masked posts, and gallium nitride semiconductor structures fabricated thereby

US7195993B2|2007-03-27|Methods of fabricating gallium nitride semiconductor layers by lateral growth into trenches

US6570192B1|2003-05-27|Gallium nitride semiconductor structures including lateral gallium nitride layers

US6608327B1|2003-08-19|Gallium nitride semiconductor structure including laterally offset patterned layers

US6602764B2|2003-08-05|Methods of fabricating gallium nitride microelectronic layers on silicon layers

US6621148B2|2003-09-16|Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts, and gallium nitride semiconductor structures fabricated thereby

US6521514B1|2003-02-18|Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates

CA2321118C|2008-06-03|Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth through masks, and gallium nitride semiconductor structures fabricated thereby

US20040029365A1|2004-02-12|Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby

同族专利:

公开号 | 公开日

US20020179911A1|2002-12-05|

DE1138063T1|2002-10-02|

KR20010079790A|2001-08-22|

CA2347425A1|2000-06-08|

DE69940274D1|2009-02-26|

US6177688B1|2001-01-23|

US6462355B1|2002-10-08|

EP1138063B1|2009-01-07|

AT420458T|2009-01-15|

CN1155993C|2004-06-30|

WO2000033365A1|2000-06-08|

CN1348603A|2002-05-08|

US7378684B2|2008-05-27|

WO2000033365A8|2002-01-24|

CA2347425C|2009-06-02|

MY129562A|2007-04-30|

JP2002531945A|2002-09-24|

EP1138063A1|2001-10-04|

JP4790909B2|2011-10-12|

ES2169015T1|2002-07-01|

US6376339B2|2002-04-23|

KR100608996B1|2006-08-03|

HK1036360A1|2001-12-28|

AU2349100A|2000-06-19|

引用文献:

公开号 | 申请日 | 公开日 | 申请人 | 专利标题

WO2004008509A1|2002-07-11|2004-01-22|University College Cork - National University Of Ireland, Cork|Defect reduction in semiconductor materials|

US20050009304A1|1998-06-10|2005-01-13|Tsvetanka Zheleva|Methods of fabricating gallium nitride semiconductor layers by lateral growth into trenches|

US20050124143A1|2002-07-11|2005-06-09|Roycroft Brendan J.|Defect reduction in semiconductor materials|

US20060276043A1|2003-03-21|2006-12-07|Johnson Mark A L|Method and systems for single- or multi-period edge definition lithography|

US20120017825A1|2002-12-27|2012-01-26|General Electric Company|Method associated with a crystalline composition and wafer|

CN102593037A|2011-01-12|2012-07-18|中国科学院微电子研究所|Semiconductor structure and making method thereof|

WO2014209390A1|2013-06-28|2014-12-31|Intel Corporation|Selective epitaxially grown iii-v materials based devices|

WO2017099797A1|2015-12-11|2017-06-15|Intel Corporation|Co-planar p-channel and n-channel gallium nitride-based transistors on silicon and techniques for forming same|

US9853107B2|2014-03-28|2017-12-26|Intel Corporation|Selective epitaxially grown III-V materials based devices|JPS52147087A|1976-06-01|1977-12-07|Mitsubishi Electric Corp|Semiconductor light emitting display device|

US4727047A|1980-04-10|1988-02-23|Massachusetts Institute Of Technology|Method of producing sheets of crystalline material|

US4522661A|1983-06-24|1985-06-11|The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration|Low defect, high purity crystalline layers grown by selective deposition|

US4651407A|1985-05-08|1987-03-24|Gte Laboratories Incorporated|Method of fabricating a junction field effect transistor utilizing epitaxial overgrowth and vertical junction formation|

US5326716A|1986-02-11|1994-07-05|Max Planck-Gesellschaft Zur Foerderung Der Wissenschaften E.V.|Liquid phase epitaxial process for producing three-dimensional semiconductor structures by liquid phase expitaxy|

US4876210A|1987-04-30|1989-10-24|The University Of Delaware|Solution growth of lattice mismatched and solubility mismatched heterostructures|

US4912064A|1987-10-26|1990-03-27|North Carolina State University|Homoepitaxial growth of alpha-SiC thin films and semiconductor devices fabricated thereon|

US4866005A|1987-10-26|1989-09-12|North Carolina State University|Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide|

US4865685A|1987-11-03|1989-09-12|North Carolina State University|Dry etching of silicon carbide|

US5156995A|1988-04-01|1992-10-20|Cornell Research Foundation, Inc.|Method for reducing or eliminating interface defects in mismatched semiconductor epilayers|

JP3026087B2|1989-03-01|2000-03-27|豊田合成株式会社|Gas phase growth method of gallium nitride based compound semiconductor|

US4946547A|1989-10-13|1990-08-07|Cree Research, Inc.|Method of preparing silicon carbide surfaces for crystal growth|

JP3267983B2|1991-02-14|2002-03-25|株式会社東芝|Semiconductor light emitting device and method of manufacturing the same|

JP2954743B2|1991-05-30|1999-09-27|京セラ株式会社|Method for manufacturing semiconductor light emitting device|

JP3352712B2|1991-12-18|2002-12-03|浩天野|Gallium nitride based semiconductor device and method of manufacturing the same|

US5631190A|1994-10-07|1997-05-20|Cree Research, Inc.|Method for producing high efficiency light-emitting diodes and resulting diode structures|

JP2953326B2|1994-11-30|1999-09-27|日亜化学工業株式会社|Method of manufacturing gallium nitride based compound semiconductor laser device|

JP2795226B2|1995-07-27|1998-09-10|日本電気株式会社|Semiconductor light emitting device and method of manufacturing the same|

AU6946196A|1995-09-18|1997-04-09|Hitachi Limited|Semiconductor material, method of producing the semiconductor material, and semiconductor device|

JP3396356B2|1995-12-11|2003-04-14|三菱電機株式会社|Semiconductor device and method of manufacturing the same|

JP3409958B2|1995-12-15|2003-05-26|株式会社東芝|Semiconductor light emitting device|

KR100214073B1|1995-12-16|1999-08-02|김영환|Bpsg film forming method|

JP2982949B2|1996-01-26|1999-11-29|油井一夫|Oscillating mascot doll for enclosing in a transparent bottle and a figurine using it|

US5710057A|1996-07-12|1998-01-20|Kenney; Donald M.|SOI fabrication method|

KR19980079320A|1997-03-24|1998-11-25|기다오까다까시|Selective growth method of high quality muene layer, semiconductor device made on high quality muene layer growth substrate and high quality muene layer growth substrate|

AT550461T|1997-04-11|2012-04-15|Nichia Corp|GROWTH METHOD FOR A NITRID SEMICONDUCTOR|

US5877070A|1997-05-31|1999-03-02|Max-Planck Society|Method for the transfer of thin layers of monocrystalline material to a desirable substrate|

US5915194A|1997-07-03|1999-06-22|The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration|Method for growth of crystal surfaces and growth of heteroepitaxial single crystal films thereon|

TW393785B|1997-09-19|2000-06-11|Siemens Ag|Method to produce many semiconductor-bodies|

FR2769924B1|1997-10-20|2000-03-10|Centre Nat Rech Scient|PROCESS FOR MAKING AN EPITAXIAL LAYER OF GALLIUM NITRIDE, EPITAXIAL LAYER OF GALLIUM NITRIDE AND OPTOELECTRONIC COMPONENT PROVIDED WITH SUCH A LAYER|

JP3036495B2|1997-11-07|2000-04-24|豊田合成株式会社|Method for manufacturing gallium nitride-based compound semiconductor|

US6051849A|1998-02-27|2000-04-18|North Carolina State University|Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer|

JP3346735B2|1998-03-03|2002-11-18|日亜化学工業株式会社|Nitride semiconductor light emitting device and method of manufacturing the same|

SE512259C2|1998-03-23|2000-02-21|Abb Research Ltd|Semiconductor device consisting of doped silicon carbide comprising a pn junction which exhibits at least one hollow defect and method for its preparation|

US6046465A|1998-04-17|2000-04-04|Hewlett-Packard Company|Buried reflectors for light emitters in epitaxial material and method for producing same|

US6500257B1|1998-04-17|2002-12-31|Agilent Technologies, Inc.|Epitaxial material grown laterally within a trench and method for producing same|

JP3436128B2|1998-04-28|2003-08-11|日亜化学工業株式会社|Method for growing nitride semiconductor and nitride semiconductor device|

US6064078A|1998-05-22|2000-05-16|Xerox Corporation|Formation of group III-V nitride films on sapphire substrates with reduced dislocation densities|

US6265289B1|1998-06-10|2001-07-24|North Carolina State University|Methods of fabricating gallium nitride semiconductor layers by lateral growth from sidewalls into trenches, and gallium nitride semiconductor structures fabricated thereby|

US6319742B1|1998-07-29|2001-11-20|Sanyo Electric Co., Ltd.|Method of forming nitride based semiconductor layer|

JP3201475B2|1998-09-14|2001-08-20|松下電器産業株式会社|Semiconductor device and method of manufacturing the same|

US6177688B1|1998-11-24|2001-01-23|North Carolina State University|Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates|

US6255198B1|1998-11-24|2001-07-03|North Carolina State University|Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby|

JP4055304B2|1999-10-12|2008-03-05|豊田合成株式会社|Method for producing gallium nitride compound semiconductor|

EP1104031B1|1999-11-15|2012-04-11|Panasonic Corporation|Nitride semiconductor laser diode and method of fabricating the same|

US6521514B1|1999-11-17|2003-02-18|North Carolina State University|Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates|

WO2001043174A2|1999-12-13|2001-06-14|North Carolina State University|Fabrication of gallium nitride layers on textured silicon substrates|

US6380108B1|1999-12-21|2002-04-30|North Carolina State University|Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby|

US6403451B1|2000-02-09|2002-06-11|Noerh Carolina State University|Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts|

US6261929B1|2000-02-24|2001-07-17|North Carolina State University|Methods of forming a plurality of semiconductor layers using spaced trench arrays|

US6627974B2|2000-06-19|2003-09-30|Nichia Corporation|Nitride semiconductor substrate and method for manufacturing the same, and nitride semiconductor device using nitride semiconductor substrate|

JP3882539B2|2000-07-18|2007-02-21|ソニー株式会社|Semiconductor light emitting device, method for manufacturing the same, and image display device|AT550461T|1997-04-11|2012-04-15|Nichia Corp|GROWTH METHOD FOR A NITRID SEMICONDUCTOR|

JP3283802B2|1997-09-29|2002-05-20|日本電気株式会社|Semiconductor layer using selective growth method and method for growing the same, nitride semiconductor layer using selective growth method and method for growing the same, nitride semiconductor light emitting device and method for manufacturing the same|

JP3201475B2|1998-09-14|2001-08-20|松下電器産業株式会社|Semiconductor device and method of manufacturing the same|

JP3517876B2|1998-10-14|2004-04-12|セイコーエプソン株式会社|Ferroelectric thin film element manufacturing method, ink jet recording head, and ink jet printer|

US6177688B1|1998-11-24|2001-01-23|North Carolina State University|Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates|

US6372041B1|1999-01-08|2002-04-16|Gan Semiconductor Inc.|Method and apparatus for single crystal gallium nitridebulk synthesis|

US6844574B1|1999-03-12|2005-01-18|Sumitomo Chemical Company, Limited|III-V compound semiconductor|

DE19935771A1|1999-07-23|2001-02-01|Schering Ag|New vitamin D derivatives with cyclic substructures in the side chains, processes and intermediates for their manufacture and their use in the manufacture of pharmaceuticals|

US7619261B2|2000-08-07|2009-11-17|Toyoda Gosei Co., Ltd.|Method for manufacturing gallium nitride compound semiconductor|

US6495385B1|1999-08-30|2002-12-17|The Regents Of The University Of California|Hetero-integration of dissimilar semiconductor materials|

US6812053B1|1999-10-14|2004-11-02|Cree, Inc.|Single step pendeo- and lateral epitaxial overgrowth of Group III-nitride epitaxial layers with Group III-nitride buffer layer and resulting structures|

US6521514B1|1999-11-17|2003-02-18|North Carolina State University|Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates|

JP2001168028A|1999-12-03|2001-06-22|Sony Corp|Method of manufacturing nitride-based iii-v compound crystal, nitride-based iii-v compound crystalline substrate, nitride-based iii-v compound crystalline film, and method of manufacturing device|

JP2001176805A|1999-12-16|2001-06-29|Sony Corp|Method for manufacturing crystal of nitride-based iii-v- group compound. nitride-based iii-v-group crystal substrate, nitride-based iii-v-group compound crystal film, and method for manufacturing device|

US6403451B1|2000-02-09|2002-06-11|Noerh Carolina State University|Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts|

US6836498B2|2000-06-05|2004-12-28|Sony Corporation|Semiconductor laser, semiconductor device and nitride series III-V group compound substrate, as well as manufacturing method thereof|

AU7916301A|2000-08-04|2002-02-18|Univ California|Method of controlling stress in gallium nitride films deposited on substrates|

US6673149B1|2000-09-06|2004-01-06|Matsushita Electric Industrial Co., Ltd|Production of low defect, crack-free epitaxial films on a thermally and/or lattice mismatched substrate|

JP2002222771A|2000-11-21|2002-08-09|Ngk Insulators Ltd|Method for manufacturing group iii nitride film, ground film for manufacturing group iii nitride film and method for manufacturing the same|

KR100831751B1|2000-11-30|2008-05-23|노쓰 캐롤라이나 스테이트 유니버시티|Methods and apparatus for producing ?'? based materials|

AU3514602A|2000-11-30|2002-06-11|Univ North Carolina State|Non-thermionic sputter material transport device, methods of use, and materials produced thereby|

US6649287B2|2000-12-14|2003-11-18|Nitronex Corporation|Gallium nitride materials and methods|

US6794684B2|2001-02-01|2004-09-21|Cree, Inc.|Reflective ohmic contacts for silicon carbide including a layer consisting essentially of nickel, methods of fabricating same, and light emitting devices including the same|

US6791119B2|2001-02-01|2004-09-14|Cree, Inc.|Light emitting diodes including modifications for light extraction|

US6740906B2|2001-07-23|2004-05-25|Cree, Inc.|Light emitting diodes including modifications for submount bonding|

US7211833B2|2001-07-23|2007-05-01|Cree, Inc.|Light emitting diodes including barrier layers/sublayers|

EP1367150B1|2001-02-14|2009-08-19|Toyoda Gosei Co., Ltd.|Production method for semiconductor crystal and semiconductor luminous element|

US7233028B2|2001-02-23|2007-06-19|Nitronex Corporation|Gallium nitride material devices and methods of forming the same|

US6611002B2|2001-02-23|2003-08-26|Nitronex Corporation|Gallium nitride material devices and methods including backside vias|

US6956250B2|2001-02-23|2005-10-18|Nitronex Corporation|Gallium nitride materials including thermally conductive regions|

JP2002252422A|2001-02-27|2002-09-06|Sanyo Electric Co Ltd|Nitride-base semiconductor device and method of forming nitride-base semiconductor|

JP2002280314A|2001-03-22|2002-09-27|Toyoda Gosei Co Ltd|Manufacturing method of iii nitride compound semiconductor group, and the iii nitride compound semiconductor element based thereon|

EP1381718A4|2001-03-30|2008-05-21|Technologies And Devices Inter|Method and apparatus for growing submicron group iii nitride structures utilizing hvpe techniques|

KR100425343B1|2001-04-17|2004-03-30|삼성전기주식회사|Method for manufacturing semiconductor substrate|

US6784074B2|2001-05-09|2004-08-31|Nsc-Nanosemiconductor Gmbh|Defect-free semiconductor templates for epitaxial growth and method of making same|

US6653166B2|2001-05-09|2003-11-25|Nsc-Nanosemiconductor Gmbh|Semiconductor device and method of making same|

US6706114B2|2001-05-21|2004-03-16|Cree, Inc.|Methods of fabricating silicon carbide crystals|

JP3946969B2|2001-05-31|2007-07-18|日本碍子株式会社|Field effect transistor and heterojunction bipolar transistor|

US20040169192A1|2001-06-04|2004-09-02|Hisaki Kato|Method for producing group III nitride compounds semiconductor|

US20060011135A1|2001-07-06|2006-01-19|Dmitriev Vladimir A|HVPE apparatus for simultaneously producing multiple wafers during a single epitaxial growth run|

US6613143B1|2001-07-06|2003-09-02|Technologies And Devices International, Inc.|Method for fabricating bulk GaN single crystals|

US7501023B2|2001-07-06|2009-03-10|Technologies And Devices, International, Inc.|Method and apparatus for fabricating crack-free Group III nitride semiconductor materials|

US20070032046A1|2001-07-06|2007-02-08|Dmitriev Vladimir A|Method for simultaneously producing multiple wafers during a single epitaxial growth run and semiconductor structure grown thereby|

US6936357B2|2001-07-06|2005-08-30|Technologies And Devices International, Inc.|Bulk GaN and ALGaN single crystals|

US6616757B1|2001-07-06|2003-09-09|Technologies And Devices International, Inc.|Method for achieving low defect density GaN single crystal boules|

US20030205193A1|2001-07-06|2003-11-06|Melnik Yuri V.|Method for achieving low defect density aigan single crystal boules|

US6554673B2|2001-07-31|2003-04-29|The United States Of America As Represented By The Secretary Of The Navy|Method of making electron emitters|

US20030090103A1|2001-11-09|2003-05-15|Thomas Becker|Direct mailing device|

US6635503B2|2002-01-28|2003-10-21|Cree, Inc.|Cluster packaging of light emitting diodes|

EP1549914B1|2002-05-31|2012-12-26|PerkinElmer Health Sciences, Inc.|Mass spectrometry with segmented rf multiple ion guides in various pressure regions|

US10340424B2|2002-08-30|2019-07-02|GE Lighting Solutions, LLC|Light emitting diode component|

KR20110118848A|2002-09-19|2011-11-01|크리 인코포레이티드|Phosphor-coated light emitting diodes including tapered sidewalls, and fabrication methods therefor|

DE10256428A1|2002-12-02|2004-06-17|Technische Universität Carolo-Wilhelmina Zu Braunschweig|Structuring surface of electrically conducting semiconductor material comprises applying metal mask on surface of semiconductor material, anodically oxidizing regions not protected, and further processing|

US6936851B2|2003-03-21|2005-08-30|Tien Yang Wang|Semiconductor light-emitting device and method for manufacturing the same|

US20040215561A1|2003-04-25|2004-10-28|Rossides Michael T.|Method and system for paying small commissions to a group|

US7087936B2|2003-04-30|2006-08-08|Cree, Inc.|Methods of forming light-emitting devices having an antireflective layer that has a graded index of refraction|

US7714345B2|2003-04-30|2010-05-11|Cree, Inc.|Light-emitting devices having coplanar electrical contacts adjacent to a substrate surface opposite an active region and methods of forming the same|

US7531380B2|2003-04-30|2009-05-12|Cree, Inc.|Methods of forming light-emitting devices having an active region with electrical contacts coupled to opposing surfaces thereof|

WO2005060007A1|2003-08-05|2005-06-30|Nitronex Corporation|Gallium nitride material transistors and methods associated with the same|

US20050104072A1|2003-08-14|2005-05-19|Slater David B.Jr.|Localized annealing of metal-silicon carbide ohmic contacts and devices so formed|

US7183587B2|2003-09-09|2007-02-27|Cree, Inc.|Solid metal block mounting substrates for semiconductor light emitting devices|

US7029935B2|2003-09-09|2006-04-18|Cree, Inc.|Transmissive optical elements including transparent plastic shell having a phosphor dispersed therein, and methods of fabricating same|

US6960526B1|2003-10-10|2005-11-01|The United States Of America As Represented By The Secretary Of The Army|Method of fabricating sub-100 nanometer field emitter tips comprising group III-nitride semiconductors|

US7071498B2|2003-12-17|2006-07-04|Nitronex Corporation|Gallium nitride material devices including an electrode-defining layer and methods of forming the same|

US20050145851A1|2003-12-17|2005-07-07|Nitronex Corporation|Gallium nitride material structures including isolation regions and methods|

JP4540347B2|2004-01-05|2010-09-08|シャープ株式会社|Nitride semiconductor laser device and manufacturing method thereof|

US7198970B2|2004-01-23|2007-04-03|The United States Of America As Represented By The Secretary Of The Navy|Technique for perfecting the active regions of wide bandgap semiconductor nitride devices|

CN1309013C|2004-03-05|2007-04-04|长春理工大学|Method of growing low dislocation gallium nitride on silicon substrate|

US7419912B2|2004-04-01|2008-09-02|Cree, Inc.|Laser patterning of light emitting devices|

CN100387547C|2004-05-06|2008-05-14|旭硝子株式会社|Method for producing laminated dielectric|

US7157297B2|2004-05-10|2007-01-02|Sharp Kabushiki Kaisha|Method for fabrication of semiconductor device|

US7084441B2|2004-05-20|2006-08-01|Cree, Inc.|Semiconductor devices having a hybrid channel layer, current aperture transistors and methods of fabricating same|

JP4651312B2|2004-06-10|2011-03-16|シャープ株式会社|Manufacturing method of semiconductor device|

US7361946B2|2004-06-28|2008-04-22|Nitronex Corporation|Semiconductor device-based sensors|

US7339205B2|2004-06-28|2008-03-04|Nitronex Corporation|Gallium nitride materials and methods associated with the same|

US7795623B2|2004-06-30|2010-09-14|Cree, Inc.|Light emitting devices having current reducing structures and methods of forming light emitting devices having current reducing structures|

US20060002442A1|2004-06-30|2006-01-05|Kevin Haberern|Light emitting devices having current blocking structures and methods of fabricating light emitting devices having current blocking structures|

US7687827B2|2004-07-07|2010-03-30|Nitronex Corporation|III-nitride materials including low dislocation densities and methods associated with the same|

US20060017064A1|2004-07-26|2006-01-26|Saxler Adam W|Nitride-based transistors having laterally grown active region and methods of fabricating same|

US7557380B2|2004-07-27|2009-07-07|Cree, Inc.|Light emitting devices having a reflective bond pad and methods of fabricating light emitting devices having reflective bond pads|

US20060097385A1|2004-10-25|2006-05-11|Negley Gerald H|Solid metal block semiconductor light emitting device mounting substrates and packages including cavities and heat sinks, and methods of packaging same|

US20060214289A1|2004-10-28|2006-09-28|Nitronex Corporation|Gallium nitride material-based monolithic microwave integrated circuits|

US7709859B2|2004-11-23|2010-05-04|Cree, Inc.|Cap layers including aluminum nitride for nitride-based transistors|

US7456443B2|2004-11-23|2008-11-25|Cree, Inc.|Transistors having buried n-type and p-type regions beneath the source region|

KR100728533B1|2004-11-23|2007-06-15|삼성코닝 주식회사|Single crystalline gallium nitride thick film and preparation thereof|

US7247889B2|2004-12-03|2007-07-24|Nitronex Corporation|III-nitride material structures including silicon substrates|

US7355215B2|2004-12-06|2008-04-08|Cree, Inc.|Field effect transistorshaving multi-watt output power at millimeter-wave frequencies|

US7161194B2|2004-12-06|2007-01-09|Cree, Inc.|High power density and/or linearity transistors|

FI20045482A0|2004-12-14|2004-12-14|Optogan Oy|A semiconductor substrate having a lower dislocation density, and a process for its preparation|

US7322732B2|2004-12-23|2008-01-29|Cree, Inc.|Light emitting diode arrays for direct backlighting of liquid crystal displays|

US7304694B2|2005-01-12|2007-12-04|Cree, Inc.|Solid colloidal dispersions for backlighting of liquid crystal displays|

US7335920B2|2005-01-24|2008-02-26|Cree, Inc.|LED with current confinement structure and surface roughening|

US7465967B2|2005-03-15|2008-12-16|Cree, Inc.|Group III nitride field effect transistorscapable of withstanding high temperature reverse bias test conditions|

US7626217B2|2005-04-11|2009-12-01|Cree, Inc.|Composite substrates of conductive and insulating or semi-insulating group III-nitrides for group III-nitride devices|

US8575651B2|2005-04-11|2013-11-05|Cree, Inc.|Devices having thick semi-insulating epitaxial gallium nitride layer|

CN100463240C|2005-04-15|2009-02-18|晶能光电（江西）有限公司|A method for preparing indium-gallium-aluminium-nitrogen film and luminescent device on the silicon substrate|

US7615774B2|2005-04-29|2009-11-10|Cree.Inc.|Aluminum free group III-nitride based high electron mobility transistors|

US7544963B2|2005-04-29|2009-06-09|Cree, Inc.|Binary group III-nitride based high electron mobility transistors|

US7365374B2|2005-05-03|2008-04-29|Nitronex Corporation|Gallium nitride material structures including substrates and methods associated with the same|

US20060270201A1|2005-05-13|2006-11-30|Chua Soo J|Nano-air-bridged lateral overgrowth of GaN semiconductor layer|

US20060267043A1|2005-05-27|2006-11-30|Emerson David T|Deep ultraviolet light emitting devices and methods of fabricating deep ultraviolet light emitting devices|

TW200703463A|2005-05-31|2007-01-16|Univ California|Defect reduction of non-polar and semi-polar III-nitrides with sidewall lateral epitaxial overgrowth |

US8168000B2|2005-06-15|2012-05-01|International Rectifier Corporation|III-nitride semiconductor device fabrication|

US9331192B2|2005-06-29|2016-05-03|Cree, Inc.|Low dislocation density group III nitride layers on silicon carbide substrates and methods of making the same|

US20070018198A1|2005-07-20|2007-01-25|Brandes George R|High electron mobility electronic device structures comprising native substrates and methods for making the same|

JP4913375B2|2005-08-08|2012-04-11|昭和電工株式会社|Manufacturing method of semiconductor device|

US8946674B2|2005-08-31|2015-02-03|University Of Florida Research Foundation, Inc.|Group III-nitrides on Si substrates using a nanostructured interlayer|

WO2007041710A2|2005-10-04|2007-04-12|Nitronex Corporation|Gallium nitride material transistors and methods for wideband applications|

EP1969635B1|2005-12-02|2017-07-19|Infineon Technologies Americas Corp.|Gallium nitride material devices and associated methods|

US7566913B2|2005-12-02|2009-07-28|Nitronex Corporation|Gallium nitride material devices including conductive regions and methods associated with the same|

US20070138505A1|2005-12-12|2007-06-21|Kyma Technologies, Inc.|Low defect group III nitride films useful for electronic and optoelectronic devices and methods for making the same|

EP1969633B1|2005-12-22|2018-08-29|Cree, Inc.|Lighting device|

US7709269B2|2006-01-17|2010-05-04|Cree, Inc.|Methods of fabricating transistors including dielectrically-supported gate electrodes|

US7592211B2|2006-01-17|2009-09-22|Cree, Inc.|Methods of fabricating transistors including supported gate electrodes|

WO2007084640A2|2006-01-20|2007-07-26|Cree Led Lighting Solutions, Inc.|Shifting spectral content in solid state light emitters by spatially separating lumiphor films|

US8441179B2|2006-01-20|2013-05-14|Cree, Inc.|Lighting devices having remote lumiphors that are excited by lumiphor-converted semiconductor excitation sources|

GB2436398B|2006-03-23|2011-08-24|Univ Bath|Growth method using nanostructure compliant layers and HVPE for producing high quality compound semiconductor materials|

KR101038069B1|2006-04-25|2011-06-01|내셔널 유니버시티 오브 싱가포르|Method of zinc oxide film grown on the epitaxial lateral overgrowth gallium nitride template|

WO2007139781A2|2006-05-23|2007-12-06|Cree Led Lighting Solutions, Inc.|Lighting device|

EP2033235B1|2006-05-26|2017-06-21|Cree, Inc.|Solid state light emitting device|

JP5155536B2|2006-07-28|2013-03-06|一般財団法人電力中央研究所|Method for improving the quality of SiC crystal and method for manufacturing SiC semiconductor device|

US20100269819A1|2006-08-14|2010-10-28|Sievers Robert E|Human Powered Dry Powder Inhaler and Dry Powder Inhaler Compositions|

US9416464B1|2006-10-11|2016-08-16|Ostendo Technologies, Inc.|Apparatus and methods for controlling gas flows in a HVPE reactor|

TW200845135A|2006-12-12|2008-11-16|Univ California|Crystal growth of M-plane and semi-polar planes of N on various substrates|

GB0701069D0|2007-01-19|2007-02-28|Univ Bath|Nanostructure template and production of semiconductors using the template|

US9391118B2|2007-01-22|2016-07-12|Cree, Inc.|Fault tolerant light emitters, systems incorporating fault tolerant light emitters and methods of fabricating fault tolerant light emitters|

EP2111641B1|2007-01-22|2017-08-30|Cree, Inc.|Illumination devices using externally interconnected arrays of light emitting devices, and method of fabricating same|

US7692198B2|2007-02-19|2010-04-06|Alcatel-Lucent Usa Inc.|Wide-bandgap semiconductor devices|

US8362503B2|2007-03-09|2013-01-29|Cree, Inc.|Thick nitride semiconductor structures with interlayer structures|

US7825432B2|2007-03-09|2010-11-02|Cree, Inc.|Nitride semiconductor structures with interlayer structures|

US7745848B1|2007-08-15|2010-06-29|Nitronex Corporation|Gallium nitride material devices and thermal designs thereof|

US8652947B2|2007-09-26|2014-02-18|Wang Nang Wang|Non-polar III-V nitride semiconductor and growth method|

CN101468786B|2007-12-26|2011-05-25|中国科学院半导体研究所|Manufacturing method of silicon carbide microchannel for microelectron mechanical system|

US8026581B2|2008-02-05|2011-09-27|International Rectifier Corporation|Gallium nitride material devices including diamond regions and methods associated with the same|

US8343824B2|2008-04-29|2013-01-01|International Rectifier Corporation|Gallium nitride material processing and related device structures|

JP2009283807A|2008-05-26|2009-12-03|Canon Inc|Structure including nitride semiconductor layer, composite substrate including nitride semiconductor layer, and method for manufacturing them|

JP5695041B2|2009-07-06|2015-04-01|ディーエイチテクノロジーズデベロップメントプライベートリミテッド|Method and system for providing higher order components in a substantially quadrupole electric field|

US9437785B2|2009-08-10|2016-09-06|Cree, Inc.|Light emitting diodes including integrated backside reflector and die attach|

US8593040B2|2009-10-02|2013-11-26|Ge Lighting Solutions Llc|LED lamp with surface area enhancing fins|

US8466611B2|2009-12-14|2013-06-18|Cree, Inc.|Lighting device with shaped remote phosphor|

US8105852B2|2010-01-15|2012-01-31|Koninklijke Philips Electronics N.V.|Method of forming a composite substrate and growing a III-V light emitting device over the composite substrate|

WO2012025821A2|2010-08-25|2012-03-01|Dh Technologies Development Pte. Ltd.|Methods and systems for providing a substantially quadrupole field with significant hexapole and octapole components|

US8772817B2|2010-12-22|2014-07-08|Cree, Inc.|Electronic device submounts including substrates with thermally conductive vias|

US8906727B2|2011-06-16|2014-12-09|Varian Semiconductor Equipment Associates, Inc.|Heteroepitaxial growth using ion implantation|

US9064808B2|2011-07-25|2015-06-23|Synopsys, Inc.|Integrated circuit devices having features with reduced edge curvature and methods for manufacturing the same|

US8609550B2|2011-09-08|2013-12-17|Synopsys, Inc.|Methods for manufacturing integrated circuit devices having features with reduced edge curvature|

US10435812B2|2012-02-17|2019-10-08|Yale University|Heterogeneous material integration through guided lateral growth|

US9500355B2|2012-05-04|2016-11-22|GE Lighting Solutions, LLC|Lamp with light emitting elements surrounding active cooling device|

JP5928366B2|2013-02-13|2016-06-01|豊田合成株式会社|Method for producing group III nitride semiconductor|

WO2014144698A2|2013-03-15|2014-09-18|Yale University|Large-area, laterally-grown epitaxial semiconductor layers|

US9330908B2|2013-06-25|2016-05-03|Globalfoundries Inc.|Semiconductor structure with aspect ratio trapping capabilities|

US9574135B2|2013-08-22|2017-02-21|Nanoco Technologies Ltd.|Gas phase enhancement of emission color quality in solid state LEDs|

CN103700698B|2013-12-30|2016-06-15|北京京东方光电科技有限公司|The preparation method of a kind of thin film transistor, thin film transistor and display panel|

CN106233429B|2014-04-16|2019-06-18|耶鲁大学|The method for obtaining flat semi-polarity gallium nitride surface|

US9978589B2|2014-04-16|2018-05-22|Yale University|Nitrogen-polar semipolar and gallium-polar semipolar GaN layers and devices on sapphire substrates|

JP6183317B2|2014-08-08|2017-08-23|豊田合成株式会社|Group III nitride semiconductor manufacturing method and group III nitride semiconductor wafer|

US10211294B2|2015-09-08|2019-02-19|Macom Technology Solutions Holdings, Inc.|III-nitride semiconductor structures comprising low atomic mass species|

US9627473B2|2015-09-08|2017-04-18|Macom Technology Solutions Holdings, Inc.|Parasitic channel mitigation in III-nitride material semiconductor structures|

US9673281B2|2015-09-08|2017-06-06|Macom Technology Solutions Holdings, Inc.|Parasitic channel mitigation using rare-earth oxide and/or rare-earth nitride diffusion barrier regions|

US9806182B2|2015-09-08|2017-10-31|Macom Technology Solutions Holdings, Inc.|Parasitic channel mitigation using elemental diboride diffusion barrier regions|

US9773898B2|2015-09-08|2017-09-26|Macom Technology Solutions Holdings, Inc.|III-nitride semiconductor structures comprising spatially patterned implanted species|

US9799520B2|2015-09-08|2017-10-24|Macom Technology Solutions Holdings, Inc.|Parasitic channel mitigation via back side implantation|

US9704705B2|2015-09-08|2017-07-11|Macom Technology Solutions Holdings, Inc.|Parasitic channel mitigation via reaction with active species|

US9960127B2|2016-05-18|2018-05-01|Macom Technology Solutions Holdings, Inc.|High-power amplifier package|

CN109564850A|2016-08-12|2019-04-02|耶鲁大学|In the semi-polarity and nonpolarity GAN without stacking fault of grown on foreign substrates and eliminating nitrogen polarity facet in growth period|

EP3428975A1|2017-07-14|2019-01-16|AGC Glass Europe|Light-emitting devices having an antireflective silicon carbide or sapphire substrate and methods of forming the same|

US11139402B2|2018-05-14|2021-10-05|Synopsys, Inc.|Crystal orientation engineering to achieve consistent nanowire shapes|

US11038023B2|2018-07-19|2021-06-15|Macom Technology Solutions Holdings, Inc.|III-nitride material semiconductor structures on conductive silicon substrates|

法律状态:
2002-04-04| STCF| Information on status: patent grant|Free format text: PATENTED CASE |

2004-07-13| AS| Assignment|Owner name: NAVY, SECRETARY OF THE UNITED STATE OF AMERICA, VI Free format text: CONFIRMATORY LICENSE;ASSIGNOR:NORTH CAROLINA STATE UNIVERSITY;REEL/FRAME:015552/0166 Effective date: 20040326 |

2004-07-13| CC| Certificate of correction|

2005-10-24| FPAY| Fee payment|Year of fee payment: 4 |

2009-10-23| FPAY| Fee payment|Year of fee payment: 8 |

2013-10-23| FPAY| Fee payment|Year of fee payment: 12 |

优先权:

申请号 | 申请日 | 专利标题

US09/198,784|US6177688B1|1998-11-24|1998-11-24|Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates|

US09/717,717|US6462355B1|1998-11-24|2000-11-21|Pendeoepitaxial gallium nitride semiconductor layers on silicon carbide substrates|

US09/780,072|US6376339B2|1998-11-24|2001-02-09|Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on silicon carbide substrates by lateral growth from sidewalls of masked posts, and gallium nitride semiconductor structures fabricated thereby|US09/780,072| US6376339B2|1998-11-24|2001-02-09|Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on silicon carbide substrates by lateral growth from sidewalls of masked posts, and gallium nitride semiconductor structures fabricated thereby|

[返回顶部]